Sign In

Peter Andriukaitis

figuring out how to accelerate network security

Peter Andriukaitis is a professional with expertise in designing various functional blocks for high-speed network security accelerating FPGAs. His work includes developing PCS and MAC layers for multi-lane high-speed serial links like Interlaken and 40G XLAUI Ethernet using Altera and Xilinx transceivers, as well as creating device-initiated AXI/PCI DMA transfer logic for Amazon F1 AWS. He also specializes in custom pattern search and machine learning logic, interfacing with vendor-provided IP modules, and working on DDR3/DDR4, QDR-II SRAM, Regex Processor, and PCI Express technologies.

Highlights

Oct 26 · creative.salon
Dialling the way to a new EE: Pete Jeavons - Creative Salon
Dialling the way to a new EE: Pete Jeavons - Creative Salon

Related Questions

What projects has Peter Andriukaitis worked on at Trend Micro?
How did Peter Andriukaitis get started in FPGA architecture?
What is Peter Andriukaitis' educational background?
What are some notable achievements of Peter Andriukaitis in his career?
How does Peter Andriukaitis contribute to Trend Micro's network security?
Peter Andriukaitis
Peter Andriukaitis, photo 1
Peter Andriukaitis, photo 2
Add to my network

Location

Austin, Texas, United States