Sign In

Claris Leung

TD Module & Integration Yield Engineer at Intel Corporation

Claris Leung is a highly accomplished individual with a strong educational background and professional experience in the field of engineering. She pursued her Bachelor of Science (B.S.) at the University of California, Los Angeles, followed by further academic achievements with a Master of Science (MS) from Portland State University. Currently, Claris holds the position of TD Module & Integration Yield Engineer at Intel Corporation, where she leverages her expertise to contribute meaningfully to the company's success.

Highlights

Nov 18 · athle.fr
The Oregon Historical Quarterly, Volume 14
Feb 27 · usenix.org
[PDF] 18th USENIX Conference on File and Storage Technologies
[PDF] ( 12 ) United States Patent - googleapis.com

Related Questions

What projects has Claris Leung worked on at Intel Corporation?
What is Claris Leung's educational background?
How long has Claris Leung been with Intel Corporation?
What are some notable achievements of Claris Leung in the field of engineering?
Does Claris Leung have any patents or publications?
Claris Leung
Claris Leung, photo 1
Claris Leung, photo 2
Add to my network

Location

Portland, Oregon Area